L	Hits	Search Text	DB	Time stamp
Number		1111 02	USPAT;	2003/09/20
15	5494	partition\$3 same rout\$3		00:16
			US-PGPUB;	00:16
			EPO; JPO;	
			DERWENT;	.
			IBM_TDB	0.000 (0.00)
16	322	(partition\$3 same rout\$3) and diagonal	USPAT;	2003/09/19
			US-PGPUB;	23:44
			EPO; JPO;	į
			DERWENT;	
			IBM_TDB	
17	274	((partition\$3 same rout\$3) and diagonal)	USPAT;	2003/09/20
		and stor\$3	US-PGPUB;	00:16
			EPO; JPO;	<u> </u>
			DERWENT;	
			IBM TDB	
18	67	(((partition\$3 same rout\$3) and diagonal)	USPAT;	2003/09/19
		and stor\$3) and 716/\$.ccls.	US-PGPUB;	23:45
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
19	191	((partition\$3 same rout\$3) and diagonal)	USPAT;	2003/09/20
10	151	and (region or sub-region)	US-PGPUB;	00:16
		and (region of Sub region)	EPO; JPO;	1 55125
			DERWENT;	}
			IBM TDB	
20	55	(((partition\$3 same rout\$3) and diagonal)	USPAT;	2003/09/19
20	33	and (region or sub-region)) and	US-PGPUB;	23:45
		716/\$.ccls.	EPO; JPO;	23.13
		710/3.0015.	DERWENT;	
			IBM TDB	
21	360	(partition\$3 same rout\$3) and 716/\$.ccls.	USPAT;	2003/09/20
41	300	(partitions same routs) and /10/3.ccis.	US-PGPUB;	00:16
	]		EPO; JPO;	00.10
			DERWENT;	
	207	//mantition(3 game mout(3)	IBM_TDB USPAT;	2003/09/20
22	307		· ·	00:16
		716/\$.ccls.) and stor\$3	US-PGPUB;	00:10
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	2002/00/22
23	178		USPAT;	2003/09/20
		716/\$.ccls.) and stor\$3) and (region or	US-PGPUB;	00:17
		sub-region)	EPO; JPO;	
			DERWENT;	
			IBM_TDB	

	บ	1	Document ID	Issue Date	Pages	Title	Current OR
1	×		US 20030121015 A1	20030626	74	Method and apparatus for measuring congestion in a partitioned region	716/7
2			US 20030115566 A1	20030619	118	Method and apparatus for pre-computing routes	716/14
3	⊠		US 20030115564 A1	20030619	80	Block based design methodology	716/8
4			US 20030101428 A1	20030529	118	Routing method and apparatus	716/14
5			US 20030088845 A1	20030508	115	Probabilistic routing method and apparatus	716/14
6			US 20030088844 A1	20030508	118	Method and apparatus for pre-computing routes	716/14
7	×		US 20030088841 A1	20030508	50	Partitioning placement method and apparatus	716/8
8			US 20030079193 A1	20030424	118	Routing method and apparatus that use diagonal routes	716/7
9			US 20030066045 A1	20030403	118	Method and apparatus for identifying routes for nets	716/14
10			US 20030066044 A1	20030403	118	Method and apparatus for identifying propagation for routes with diagonal edges	716/14
11			US 20030066043 A1	20030403	117	Routing method and apparatus	716/13
12			US 20030066042 A1	20030403	118	ROUTING METHOD AND APPARATUS	716/13
13			US 20030056187 A1	20030320	118	METHOD AND APPARTUS FOR ROUTING	716/14
14			US 20030023943 A1	20030130	118	Method and apparatus for producing sub-optimal routes for a net by generating fake configurations	716/7
15			US 20030018947 A1	20030123	118	Hierarchical routing method and apparatus that use diagonal routes	716/7

	U	1	Document ID	Issue Date	Pages	Title	Current OR
16	×		US 20030005398 A1	20030102	33	TIMING-DRIVEN GLOBAL PLACEMENT BASED ON GEOMETRY-AWARE TIMING BUDGETS	716/8
17			US 20020199165 A1	20021226	118	Method and apparatus for pre-computing attributes of routes	716/14
18			US 20020174412 A1	20021121	118	Method and apparatus for pre-computing routes for multiple wiring models	716/12
19	Ø		US 20020170027 A1	20021114	56	Method and apparatus for pre-computing placement costs	716/10
20			US 20020166105 A1	20021107	118	"LP method and apparatus for identifying routes"	716/14
21	×		US 20020166098 A1	20021107	80	Block based design methodology	716/1
22	⊠		US 20020157075 A1	20021024	56	Method and apparatus for computing placement costs	716/10
23			US 20020147958 A1	20021010	117	Method and apparatus for adaptively selecting the wiring model for a design region	716/12
24			US 20020133798 A1	20020919	44	Method and apparatus for considering diagonal wiring in placement	716/10
25	×		US 20020124231 A1	20020905	61	Method and apparatus for pre-computing and using placement costs within a partitioned region for multiple wiring models	716/7
26	⊠		US 20020100007 A1	20020725	64	Recursive partitioning placement method and apparatus	716/7
27	×		US 20020073390 A1	20020613	44	Method and apparatus for using a diagonal line to measure an attribute of a bounding box of a net	716/8
28	⊠		US 20020073380 A1	20020613	89	Block based design methodology with programmable components	716/1
29	×		US 20020069397 A1	20020606	56	Method and apparatus for placing circuit modules	716/12

	υ	1	Document ID	Issue Date	Pages	Title	Current OR
30	Ø		US 20020016952 A1	20020207	81	Block based design methodology	716/18
31	⊠		US 20010056570 A1	20011227	34	Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources	716/16
32	×		US 20010042237 A1	20011115	80	Block based design methodology	716/8
33	×		US 20010039641 A1	20011108	80	Block based design methodology	716/8
34	×		US 20010025369 A1	20010927	78	Block based design methodology	716/18
35	×		US 20010018756 A1	20010830	81	Block based design methodology	716/1
36	×		US 20010016933 A1	20010823	80	Block based design methodology	716/1
37			US 6618849 B2	20030909	113	Method and apparatus for identifying routes for nets	716/12
38	⊠		US 6594800 B2	20030715	71	Block based design methodology	716/1
39	Ø		US 6574778 B2	20030603	70	Block based design methodology	716/1
40	Ø		US 6567957 B1	20030520	71	Block based design methodology	716/4
41			US 6526559 B2	20030225	31	Method for creating circuit redundancy in programmable logic devices	716/16

	Ū	1	Do	cument ID	Issue Date	Pages		Current OR
42	$\boxtimes$		US B2	6526558	20030225	36	Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources	716/16
43			US B1	6516455	20030204	48	Partitioning placement method using diagonal cutlines	716/7
44			US B1	6480991	20021112	30	Timing-driven global placement based on geometry-aware timing budgets	716/8
45			US B1	6473891	20021029	13	Wire routing to control skew	716/12
46	⊠		US B1	6269467	20010731	71	Block based design methodology	716/1
47	×		US A	5822214	19981013	135	CAD for hexagonal architecture	716/10
48			US A	5640327	19970617	29	Apparatus and method for partitioning resources for interconnections	716/7
49	⊠		US A	5617322	19970401	23	Mesh generator and generating method	700/98
50	⊠		US A	5587922	19961224	12	Multidimensional spectral load balancing	716/2
51	⊠		US A	5528508	19960618	79	System and method for verifying a hierarchical circuit design	716/8
52	⊠		US A	5519628	19960521	78	System and method for formulating subsets of a hierarchical circuit design	716/10

	U	1	Document ID	Issue Date	Pages	Title	Current OR
53	×		US 5497334 A	19960305	78	Application generator for use in verifying a hierarchical circuit design	716/5
54	Ø		US 5481473 A	19960102		System and method for building interconnections in a hierarchical circuit design	716/5
55	⊠		US 5448493 A	19950905	30	Structure and method for manually controlling automatic configuration in an integrated circuit logic block array	716/7